synth_tools

Back

*.bck *.kicad_pcb-bak *.kicad_sch-bak *-backups */fp-info-cache *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Netlist files (exported from Pcbnew *.ses # Exported BOM files *.xml *.csv Schematics/OttosIrresistableDance/KickDrum.kicad_sch Normal file Unescape "Name": "Top Solder Mask" "Notes": "Type: dielectric layer 1 (from F.Cu to B.Cu)" "Name": "Bottom Solder Paste" "Name": "Bottom Silk Screen" "Name": "Top Solder Paste" "Name": "Top Silk Screen" Hardware/Panel/precadsr-panel/precadsr-panel-cache.lib Normal file Unescape Panels/10_step_seq_38hp_v3.scad Normal file Unescape Schematics/Unseen Servant/Unseen Servant.kicad_dru Largest size ttrss-plugin- _comics 53c46eece1 Go to file b11a8d3187 Change transistor footprint to inline_wide, fix DRC ground plane Binary files /dev/null and b/Images/PXL_20210831_004139245.jpg differ Images/befaco_vcadsr.png Normal file Unescape module railProfile() { polygon(railProfilePoints); } module indentations() { if(indentations_sphere == true } module audio_jack_3_5mm(vertical=true) { } /* absolute URL */ $abs = "$host$path/$rel"; /* replace '//' or '/./' or '/foo/../' with '/' */ $re = array( '#(/\.?/)#', '#/(?!\.\.)[^/]+/\.\./#' ); for ($n = 1; //non-printing, barely-visible outline of component footprints width = 17; // [1:1:84] rail_clearance = 8; // Cylinder faces to use Git repository ### Git repository https://gitlab.com/rsholmes/precadsr Submodules From 83b013c3637bfb179ad62b90a6c8b2f5fb547c8c Mon Sep 17 00:00:00 2001 Latest commits for file Panels/luther_triangle_vco_ .scad Normal file View File # For PCBs designed using KiCad: https://www.kicad.org/ # Format documentation: http://kicad-pcb.org/help/file-formats/ # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) Total plated holes count 16 Latest commits for file Schematics/circuit.pdf main synth_tools/RadioShaek2Board.diy 5515 lines 2bd01a1ff2 Add schematic, start on PCB sandwich, making some final-ish decisions about connecting to front panel Added schmancy pcb for v2 front panel Added schmancy pcb for v1 build Latest commits for file Panels/luther_triangle_vco_quentin_v4.scad Replaced accidentally dropped Fine tuning hole. Latest commits for file Fireball/Fireball.kicad_pro Latest commits for file Images/adsr.png Repo uses submodules aoKicad and Kosmo\_panel.

New Pull Request

Labels Milestones