3
1
Back

Normal 0.241732 -0.796851 0.553709 facet normal -1.458075e-15 -1.388642e-15 -1.000000e+00 facet normal 0.334131 -0.625113 0.705401 facet normal 9.659144e-001 4.301482e-003 2.588261e-001 facet normal -0.0908696 -0.0438181 -0.994898 vertex 5.35404 -8.44067 0.0433584 vertex 5.14212 -8.55763 0.0392904 facet normal -0.796836 0.241804 0.553699 facet normal 0.976251 0.0961519 0.194137 facet normal -0.124395 -0.48503 0.865605 facet normal -0.678289 -0.122657 0.724486 facet normal 1.600429e-001 -2.743735e-001 9.482117e-001 vertex 2.123724e+000 -3.645529e+000 2.494118e+001 facet normal 0.552322 -0.106057 -0.826857 vertex 2.90049 0.00317369 18.9333 vertex -2.05117 2.05117 18.9335 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: ### Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf ## Git repository From 40ce306867b3d353457e134a232ee65f5767bece Mon Sep 17 00:00:00 2001 Subject: [PATCH] Build images Images/PXL_20210831_000922493.jpg | Bin 0 -> 292501 bytes create mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-F_Paste.gbr create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_16mm_Long_Pin_Single_Vertical.kicad_mod create mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel.kicad_sch "Pots, switches, misc" plated through holes: unplated through holes: unplated through holes: ============================================================= c9e81f0cc630cea052574ce7c50b3e82145bb626 e49f4ab127dc081ee1c77dd21e80d128628a1152 2bb058d5715f395d3571ea05d3008566787a2bdb

New Pull Request