3
1
Back

Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole Total plated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes are merged with plated holes unplated through holes: merged pull request 'More schematics' (#3) from schematic into main pull from: pcb_finalization merge into: synth_mages:main Add position for resistor.

Key
  • 34.29mm width 20.32mm Bourns 8100 L_CommonMode_Toroid, Vertical.
  • New Pull Request