3
1
Back

Layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) Total plated holes count 0 Minor layout tweaks Minor layout tweaks From cd915e24c94d463c67b0b011c09a1ed6f99bb0bf Mon Sep 17 00:00:00 2001 Subject: [PATCH] Documentation Docs/build.md | 4 Schematics/LUTHERS_VCO.diy Executable file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-F_SilkS.gbr Normal file Unescape.

New Pull Request