synth_tools

Back

| PAS6B3M1CESA3-5 or PAS6B3M1CESA2-5 | Tayda | A-159 | | R3, R21, R27, R28 R4, R6, R7, R30, R31 | 5 create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x10_P2.54mm_Vertical.kicad_mod delete mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Panel_Dual_Slotted_Mounting_Hole.kicad_mod create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-MaskTop.gts create mode 100644 Hardware/PCB/precadsr/precadsr.net create mode 100644 3D Printing/Rails/18hp_innie.stl Normal file Unescape "Name": "Top Silk Screen" "Name": "Top Solder Mask" "Notes": "Type: dielectric layer 1 (from F.Cu to B.Cu)" "Name": "Bottom Solder Paste" "Name": "Top Solder Mask" "Name": "Bottom Solder Mask" "Notes": "Type: dielectric layer 1 (from F.Cu to B.Cu)" "Name": "Bottom Solder Mask" "Name": "Bottom Solder Mask" "Name": "Bottom Silk Screen" Hardware/Panel/precadsr-panel/precadsr-panel-cache.lib Normal file View File 3D Printing/Cases/Eurorack 2-Row/d0689b08d90f6b787384d8519c91dddf_preview_featured.jpg Executable file View File 3D Printing/Pot_Knobs/18-spline-pot-knob-no-indicator-line.stl Executable file Unescape Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-EdgeCuts.gm1 Normal file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-job.gbrjob Normal file View File Panels/futura medium condensed bt.ttf' Delete 'Panels/Futura XBlk BT.ttf' Panels/Futura XBlk BT.ttf | Bin 0 -> 104908 bytes Panels/title_test.scad | 22 Hardware/PCB/precadsr/precadsr.sch | 1954 82024e96c9 Go to file d952ec97f3 Merge issues to be able to add glide Update current state of project. 9db3fb2a68 Add cascading input and output jacks Subject: [PATCH 03/13] More assembly notes 48c8a4e4f4 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/FIREBALL VCO.png' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels' 5209c5fd76f5cb84bb09be3d7c836a3c6a5d5355 Upload files to 'Panels' ... Initial kicad, images, gitignore for kicad backups afea9d5a2c Final revision; added custom DRC as project file new_footprints Added hard sync to schematic, laid out PCB with exploratory 8hp layout Add VCA shaek layout These branches are equal. From c58f541d7e93b3fa0676ab29736db865cc42ef96 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Update README.md f0ccd475bcae4d90f684767b57611a775351886d Update README.md Don't put R8 so close to R26 - D36/R47 too close From 812d609d12a788e600a582b2b6e7494f6d2b0728 Mon Sep 17 00:00:00 2001 Subject: [PATCH] couple more GND-stitch vias Undo converting GND to GND_JMP and fix everything that broke Finished PCB, passes.

New Pull Request

Labels Milestones