synth_tools

Back

Assembly, and two other things: Latest commits for branch bugfix/v1.1 Add note resulting from real TL0x4s Compare 6 commits » 33729ec97f More repo cleanup, adopt github .gitignore file afea9d5a2cf23e2a33a2927086270d4d602f5a2b 46614f2341 Go to file From cf77281dd840d63cd7d056fd6c45e5b7679fd50b Mon Sep 17 00:00:00 2001 Subject: [PATCH] Added hard sync to schematic, laid out PCB with exploratory 8hp layout 0d370a24cdcaf6d3fd7f0316855522b79df0fe9a 3583986e89 Finished PCB, passes all passable DRCs created pull request 'More schematics' (#3) from schematic by Eeschema 5.1.10-88a1d61d58~90~ubuntu20.04.1 **Component Count:** 74 **Component Count:** 76 | Refs | Qty | Component | Description | Vendor | SKU | | | | | J10 | 1 | SW_DPDT_x2 | Switch, single pole double throw | | | | | R21, R22, R23 | 3 | 22k | Resistor | | Tayda | A-827 | | | Tayda | A-559 | | Tayda | A-1672 | | | R1, R2 | 2 pin Molex connector 2.54 mm 2x5 J - + Latest commits for file Schematics/SynthMages.pretty/C_Rect_L22.0mm_W6.1mm_P20mm_MKT_BIG_RED_CAP.kicad_mod (grid_origin -1.27 106.172 (grid_origin 121.92 119.38 "Notes": "Layer B.Cu" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.SilkS" "Notes": "Layer F.Mask" "Notes": "Layer B.Cu" "Notes": "Layer B.Cu" "Notes": "Layer B.Cu" "Notes": "Layer B.Paste" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer B.Paste" "Notes": "Layer F.Mask" "Notes": "Layer F.SilkS" "Notes": "Layer B.Mask" "Notes": "Layer B.Paste" "Notes": "Layer F.Paste" "Notes": "Layer B.Cu" "Notes": "Layer B.Mask" "Notes": "Layer F.Paste" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.Paste" "Notes": "Layer F.Mask" "Notes": "Layer B.Paste" "Notes": "Layer B.Paste" "Notes": "Layer.

New Pull Request

Labels Milestones