3
1
Back

Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated through holes: merged pull request 'new_footprints' (#5) from new_footprints into main Merge pull request 'Fix rail clearance issues, make all power traces large 8576ad9482 Added input resistor for sync; placed everything on PCB with on-board components hard_sync traces added but maybe won't keep traces_before_hard_sync Fix.

New Pull Request