3
1
Back

-2.672870e-01 vertex -9.046501e+01 1.008656e+02 1.182624e+01 facet normal 0.165337 -0.688668 0.705975 facet normal -4.648429e-001 -8.134761e-001 3.495393e-001 facet normal -0.000105909 -0.956911 -0.290382 vertex 1.31069 3.16429 16.275 vertex 0.4 -2.86172 18.9065 facet normal 0.282966 -0.360203 0.888923 facet normal 0.0817958 0.0819182 -0.993277 vertex -3.69322 -4.02975 21.8414 facet normal -0.40362 0.491814 0.771499 facet normal -0.989338 -0.097471 0.108209 vertex -3.18104 -4.87024 21.335 facet normal 4.720713e-001 -8.093082e-001 3.495267e-001 vertex -2.733856e+000 3.052276e+000 2.480400e+001 facet normal -3.562745e-001 6.107877e-001 7.071116e-001 vertex -2.546318e+000 4.359515e+000 2.484855e+001 facet normal -0.366246 -0.925203 0.0993121 facet normal 1.435983e-01 -2.874049e-03 -9.896319e-01 facet normal -0.629688 -0.768246 0.115285 facet normal -0.0243222 0.308979 0.950758 facet normal -2.845768e-001 -4.980100e-001 8.191471e-001 facet normal -0.767816 -0.634378 0.0895789 facet normal 0.634425 -0.767777 0.0895734 facet normal -0.0376556 -0.382438 0.923213 facet normal -2.304122e-004 -4.032215e-004 -9.999999e-001 Latest commits for file Schematics/Dual_VCA.diy Bring in diylc and openscad design Add Kick as separate sheet 2bd01a1ff2d30ca3cff647bbf3b80645437cc07c Add schematic, start on PCB with exploratory 8hp layout b1fcba1e78 Bring in diylc and openscad design Add Kick as separate sheet wants to merge 5 commits from pcb_finalization into main v1 Final tweaks, version submitted to JLCPCB.

New Pull Request