3
1
Back

"warning", "hier_label_mismatch": "error", "label_dangling": "error", "lib_symbol_issues": "warning", More tweaks after pro review "different_unit_footprint": "error", "different_unit_net": "error", "duplicate_reference": "error", "duplicate_sheet_names": "error", More tweaks after pro review "multiple_net_names": "warning", "net_not_bus_member": "warning", "no_connect_connected": "warning", "no_connect_dangling": "warning", "pin_not_connected": "error", "pin_not_driven": "error", "pin_to_pin": "warning", "power_pin_not_driven": "error", "similar_labels": "warning", More tweaks after pro review 19116ba39d Apply jlcpcb's design rules, small fixes for those 972e45fb78 Go to file traces added but maybe won't keep traces added but maybe won't keep traces_before_hard_sync Fix for component clearance, panel thickness from printer realities Compare 4 commits » 33729ec97f More repo cleanup, adopt github .gitignore file 33729ec97f6dd2ed68c4ca06088ce0b21651948d Align panel to integer pseudo-origin, remove testing text, decrease title label font so we don't lose it Futura Heavy BT.ttf From 750478ab8360c0ef45b55687504a3e4846b752b4 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Optional capacitor socket Docs/precadsr_bom.md | 4 .../Panel/precadsr-panel/precadsr-panel.pro | 30 .../Panel/precadsr-panel/precadsr-panel.sch | 259 Hardware/Panel/precadsr_panel.png | Bin 0 -> 16369 bytes main MK_SEQ/Schematics/schematic_bugs_v1.md 48 lines main synth_tools/3D Printing/Cases/Eurorack Modular Case/20210926_092147.jpg Executable file View.

New Pull Request