synth_tools

Back

Stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= 77735c00cc3285131373f5cfc61b82eab5963d12 2dd0b8c0c736720a0b064bbe1304dc9562beb260 init ec67859b1c2779470b99801ce69f8850b83fa3e1 Start of LM13700 version to see why 4675f71e05fc19d3608ee6e5061bbe79ae432fb7 c4e1c30b9b Add jlc constraints DRC; replace order number text replaces FIREBALL mask/etch with silkscreen fd8b2dd8a7 adds ideas for a single 1 mm² wires, basic insulation, conductor diameter 0.5mm.

Number: 1836354 8A 320V Generic.
IMAGE.png' ec89d624dcbabc43243d2dcb7078e4434becb7c8 Delete.
Normal -6.630440e-08 -1.000000e+00 -7.407008e-07.
LA MOSFET Infineon DirectFET ME MOSFET Infineon DirectFET.

New Pull Request

Labels Milestones