Labels Milestones
BackE97ef3972850f598b56fc0365b7ac9a8c525cde5 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Updated LICD, alter alt-textify to handle weaker (<6v) signals - Clock In - ~27K to U3-8? No, transistors maybe activate? - Clock in socket with amplifier to handle weaker (<6v) signals Clock out socket, with option to send to 16-pin cable when nothing is plugged into the gate input, indefinitely. This can be socketed for experimentation, soldered, or socketed at first and soldered later. * Retriggering input.
New Pull Request