Labels Milestones
BackReport for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: unplated through holes: ============================================================= c9e81f0cc630cea052574ce7c50b3e82145bb626 Image of caxia score Fireball/Fireball.kicad_dru Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Trimmer_Pot_Hole.kicad_mod.
- RK09K Single, https://tech.alpsalpine.com/prod/e/pdf/potentiometer/rotarypotentiometers/rk09k/rk09k.pdf Potentiometer vertical hole Piher.
- 2.67925 19 vertex 2.41126 1.61115 19 vertex -1.10978.