Labels Milestones
BackBy Side 5a4e89eea6 Go to file From c9e81f0cc630cea052574ce7c50b3e82145bb626 Mon Sep 17 00:00:00 2001 Subject: [PATCH] checkpoint before getting really weird with WireIt A couple more minor clearance tweaks 99b8f1493d More layout updates created pull request 'Finish schematic, add PDF Fix for component clearance, panel thickness from printer realities Fix rail clearance issues, make all power traces large "rules": { PCB initial layout, no traces "other_line_width": 0.15, PCB initial layout, no traces "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, "silk_text_thickness": 0.15, "silk_text_upright": false, "zones": { "min_clearance": 0.5 } }, updates to rev 2 beta by adding +5V, and both trigger/gate and CV routing updates to rev 2 beta by adding +5V, and both trigger/gate and CV routing 605f29538d edits README.md file adds README.md file again README.md | 4 | 1M | Resistor | | | | | .
New Pull Request