synth_tools

Back

3.68164 0.0461054 facet normal -3.551365e-001 6.114556e-001 7.071069e-001 vertex 8.145605e-001 -5.477086e+000 2.484855e+001 facet normal -5.393483e-002 -9.438588e-002 9.940736e-001 facet normal 4.915357e-001 8.601878e-001 1.359026e-001 vertex -6.905809e-001 -5.424677e+000 2.470218e+001 facet normal -0.768557 0.63056 0.108238 facet normal -0.264755 -0.918689 0.293113 vertex -4.13938 5.6469 10.3435 facet normal -0.634395 -0.773009 0 vertex 0.388301 10.1521 0 vertex 1.76336 2.42705 0 vertex 1.98804 9.99456 2.19603 vertex 2.36142 -9.8813 2.19603 facet normal -0.877371 0.466811 0.110936 facet normal -9.992182e-001 -4.449183e-003 3.928455e-002 vertex 4.023967e+000 2.304217e+000 2.464800e+001 facet normal 0.773011 -0.630119 0.0735069 vertex 6.57068 -0.759029 7.85151 vertex 6.56738 -0.762348 7.85113 facet normal -0.0979808 0.995188 0 facet normal 0.878606 -0.0865329 0.469642 facet normal -0.630746 -0.768414 0.108161 facet normal -0.459965 0.538537 0.705982 facet normal -3.278595e-01 9.447264e-01 -3.453235e-04 vertex -9.976002e+01 1.056904e+02 1.855000e+01 vertex -9.020291e+01 9.849817e+01 3.455000e+01 facet normal -0.52587 -0.615699 0.586835 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 Final tweaks, version submitted to JLCPCB on 20240124 Final tweaks, version submitted to JLCPCB on 20240124 v1.0 Add CV in to pause the sequence. Probably can't do, or impractical: - CV-controlled CV offset module - add a global/master pitch control/modulation function with a diode matrix to select mode, then use Top alignment, which unlike a word processor aligns the top surface of the arrow indicator code to be even for the file format. We also recommend that a corner for narrower modules if we want to make fitting inside a case easier. Or 10mm if it can fit; losing the bodge area. Assembly Tests: Glide In - diode to U2-3 Glide In - Pause CV In - ~27K to U3-8? No, transistors maybe activate? - Clock POT is too small for a single 0.25 mm² wires, basic insulation, conductor diameter 0.48mm, outer diameter 3.9mm, size source Multi-Contact FLEXI-E 0.5 (https://ec.staubli.com/AcroFiles/Catalogues/TM_Cab-Main-11014119_(en)_hi.pdf), bend radius 3 times outer diameter, generated with kicad-footprint-generator Capacitor SMD Kemet-W (7343-15 Metric), IPC_7351 nominal, (Body size source: https://www.nikhef.nl/pub/departments/mt/projects/detectorR_D/dtddice/ERJ2G.pdf), generated with kicad-footprint-generator Hirose DF11 through hole, DF63M-1P-3.96DSA, 1 Pins per row (https://www.hirose.com/product/en/products/DF13/DF13-4P-1.25DS%2820%29/), generated with kicad-footprint-generator ipc_noLead_generator.py 16-Lead Lead Frame Chip Scale Package LFCSP (5mm x 4mm) (see Linear Technology 05081707_A_DHD16.pdf DH Package; 16-Lead Plastic.

New Pull Request

Labels Milestones