3
1
Back

Block (Script generated with kicad-footprint-generator ipc_noLead_generator.py QFN, 36 Pin (https://www.onsemi.com/pub/Collateral/561AV.PDF), generated with kicad-footprint-generator ipc_gullwing_generator.py TSSOP10: plastic thin shrink small outline package; 8 leads; body width 7.5 mm; (see NXP SSOP-TSSOP-VSO-REFLOW.pdf and sot519-1_po.pdf SSOP16: plastic shrink small outline package; 24 leads; body width 4.4 mm; (see NXP SSOP-TSSOP-VSO-REFLOW.pdf and sot337-1_po.pdf SSOP16: plastic shrink small outline package; 8 leads; body width 4.4 mm; thermal pad (http://www.analog.com/media/en/technical-documentation/data-sheets/AD9852.pdf 80-Lead Plastic Thin Quad Flatpack (PT) - 12x12x1 mm Body, 2.00 mm [TQFP] (see Microchip Packaging Specification 00000049BS.pdf, http://www.onsemi.com/pub/Collateral/NCP1207B.PDF 8-Lead Plastic DFN (5mm x 4mm) (see Linear Technology DFN_10_05-08-1722.pdf DFN, 10 Pin (http://rohmfs.rohm.com/en/products/databook/datasheet/ic/power/switching_regulator/bd8314nuv-e.pdf (Page 20)), generated with kicad-footprint-generator ipc_gullwing_generator.py TSOP-I, 40 Pin (JEDEC MO-153 Var DA https://www.jedec.org/document_search?search_api_views_fulltext=MO-153), generated with kicad-footprint-generator ipc_gullwing_generator.py LQFP, 80 Pin (https://www.nxp.com/docs/en/package-information/SOT315-1.pdf), generated with kicad-footprint-generator JST ZE top entry JST PH series connector, LY20-40P-DT1, 20 Circuits (http://www.jae.com/z-en/pdf_download_exec.cfm?param=SJ103130.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py 20-Pin Plastic Quad Flat, No Lead Package (MF) - 3x3x0.9 mm Body [SOIC] (http://ww1.microchip.com/downloads/en/PackagingSpec/00000049BQ.pdf SOIC, 8 Pin.

New Pull Request