Y="3.8"/> Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 ============================================================= Total unplated holes count 0 Minor layout tweaks merged pull request 'Fix rail clearance issues, make all power traces large main VCA/Schematics/Dual_VCA_with_cv2.diy 8684 lines master PSU/Synth Mages Power Word Stun Panel.kicad_pro Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/DIP-6_W7.62mm_Socket_LongPads.kicad_mod Normal file View File b404e3f9c5 Update luther's layout footprint "P160_pot_hole_nonpcb" (version 20221018) (generator pcbnew Latest commits for file Synth Mages Power Word Stun Panel.kicad_prl Synth Mages Power Word Stun Panel.kicad_pcb From 34a82a463f9ee9652209e4943e9d529a525083b2 Mon Sep 17 00:00:00 2001 Subject: [PATCH] To GitLab Hardware/PCB/precadsr/precadsr.kicad_pcb | 3 pin Molex header 2.54 mm spacing | Tayda | A-3186 | | | | U3 | 1 | TL074 | Quad Low-Noise JFET-Input Operational Amplifiers, DIP-8/SOIC-8/TO-99-8 | | | | | D1, D2, D3, D4, D5, D8, D9, D10 | 8 | 1N4148 | 100V 0.15A.
alt
click/enter