3
1
Back

Package eSIP-7F Flat Package with Heatsink Tab, see https://ac-dc.power.com/sites/default/files/product-docs/topswitch-jx_family_datasheet.pdf Power Integrations K Package PowerPAK SO-8 Single (https://www.vishay.com/docs/71655/powerpak.pdf, https://www.vishay.com/docs/72599/72599.pdf 16-Lead Plastic TSSOP (4.4mm); Exposed Pad [eTSSOP] (see Microchip Packaging Specification 00000049BS.pdf TQFP, 48 Pin (https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/lfcspcp/cp_48_5.pdf), generated with kicad-footprint-generator JST JWPF side entry Molex Mini-Universal MATE-N-LOK, old mpn/engineering number: 1-770967-x, 3 Pins per row (http://www.molex.com/pdm_docs/sd/1053131208_sd.pdf), generated with kicad-footprint-generator Molex SPOX horizontal Molex MicroClasp side entry Molex Nano-Fit top entry JST VH series connector, S16B-PHDSS (http://www.jst-mfg.com/product/pdf/eng/ePHD.pdf), generated with kicad-footprint-generator Molex KK 396 Interconnect System, old/engineering part number: 09-65-2048, 4 Pins (http://www.molex.com/pdm_docs/sd/559350530_sd.pdf.

New Pull Request