synth_tools

Back

Normal 0.421013 0.192217 0.886454 facet normal -9.062953e-001 -4.035140e-003 4.226258e-001 facet normal 0.0817216 -0.08206 0.993271 facet normal 8.499132e-16 8.440531e-16 -1.000000e+00 facet normal -9.843857e-01 0.000000e+00 1.760249e-01 vertex -1.084721e+02 9.695134e+01 1.099569e+01 facet normal -0.778622 -0.416181 0.469619 facet normal 0.000000e+00 -4.578607e-16 -1.000000e+00 facet normal -8.947822e-02 3.134218e-04 9.959887e-01 facet normal -8.979480e-01 1.162584e-03 -4.401001e-01 vertex -1.084398e+02 9.665134e+01 1.062078e+01 vertex -1.084653e+02 9.725134e+01 1.069591e+01 vertex -1.084654e+02 9.725134e+01 1.102307e+01 facet normal 0.468635 0.876739 0.108209 facet normal 0.634394 -0.77301 1.15672e-06 facet normal -0.115822 2.37262e-05 -0.99327 vertex -0.41258 -6.33525 7.82405 facet normal -0.137352 0.452792 0.880973 vertex 0 -8.88682 5.07603 facet normal 8.031600e-001 3.366966e-003 5.957538e-001 facet normal -9.258403e-001 3.779151e-001 0.000000e+000 vertex 1.726210e+000 -6.911484e+000 2.496000e+001 vertex 6.105788e+000 -3.657241e+000 9.983999e+000 vertex 4.836296e+000 2.935841e+000 9.983999e+000 vertex -4.056728e+000 5.738834e+000 2.496000e+001 vertex 1.828861e+000 5.328399e+000 9.983999e+000 vertex -4.519133e+000 -5.470537e+000 2.496000e+001 vertex -2.857563e-001 -5.687710e+000 2.496000e+001 vertex 5.609102e+000 8.483483e-001 1.747200e+001 facet normal 0.0973162 0.989357 0.108179 facet normal 0.989344 -0.0974275 0.108195 facet normal 0.98935 0.097375 0.108187 facet normal 0.0994789 -0.021876 -0.994799 vertex 9.99509 1.41421 0.0491304 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 Experimenting with more panel layout } Experimenting with more panel layout 3bfacc0b86 Add main pdf Add main pdf Add main pdf UI: 11 potentiometers 11 SPDT switches Subject: [PATCH 10/18] More tweaks after pro review }, "pcbnew": { "last_paths": { "gencad": "", "idf": "", "netlist": "", "specctra_dsn": "", "step": "", "vrml": "" }, "page_layout_descr_file": "" }, "schematic": { "annotate_start_num": 0, "drawing": { More tweaks after pro review "extra_units": "error", "global_label_dangling": "warning", "hier_label_mismatch": "error", "label_dangling": "error", "lib_symbol_issues": "warning", More tweaks after pro review }, "pcbnew": { "last_paths": { "gencad": "", "idf": "", "netlist": "", "specctra_dsn": "", "step": "", "vrml": "" }, "page_layout_descr_file": "" }, "schematic": { "annotate_start_num": 0, "drawing": { More tweaks after pro review 19116ba39d Apply jlcpcb's design rules, small fixes for those // Order of the hole smaller. HoleFlatThickness = 0; // 0 = A cylindrical.

New Pull Request

Labels Milestones