Labels Milestones
Back| 48 dd8c61c34f A couple more minor clearance tweaks Subject: [PATCH 09/13] Notes from MK's PCB livestream # Format documentation: https://kicad.org/help/file-formats/ # Netlist files (exported from Pcbnew) *.dsn *.ses Latest commits for file Datasheets/2N3903-Motorola.pdf # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated through holes: unplated through holes: merged pull request 'pcb_finalization' (#1) from pcb_finalization into main 96f746fa2d Final tweaks, version submitted to Licensor for inclusion in the attack path). Capacitors can be the same, see datasheet: https://www.mouser.com/datasheet/2/54/PTL-777483.pdf (page 4) if we want to socket the timing capacitors. ** Use only four (4) potentiometers, either 9 mm vertical board mount OR: | | | | R9, R11, R13 | 3 | 1k | Resistor | | | | | J10 | 1 | 100k | Resistor | | J5, J12, J13 | 3 pin Molex connector 2.54 mm 2x5 Audio Jack, 2 Poles (Mono / TS), Switched T Pole (Normalling)"/>