synth_tools

Back

Pins LED Round FlatTop Rectangular size 4.5x1.6mm^2 2 pins diameter 1.8mm size 1.8x2.4mm^2 z-position of LED center 2.0mm, 2 pins, pitch 5mm, size 10x12.5mm^2, drill diamater 1.3mm, pad diameter 3mm, see , script-generated with , script-generated with , script-generated using https://github.com/pointhi/kicad-footprint-generator/scripts/TerminalBlock_Phoenix THT Terminal Block Phoenix PTSM-0,5-3-2.5-H-THR, 3 pins, pitch 2.54mm, package size 11.6x8.5x10.4mm^3, https://www.recom-power.com/pdf/Innoline/R-78Exx-0.5.pdf DCDC-Converter, RECOM, RECOM_R-78S-0.1, SIP-4, pitch 2.54mm, size 8.08x6.5mm^2, drill diamater 1.3mm, pad diameter 2.5mm, see http://cdn-reichelt.de/documents/datenblatt/C151/RND_205-00067_DB_EN.pdf, script-generated using https://github.com/pointhi/kicad-footprint-generator/scripts/TerminalBlock_RND THT terminal block RND 205-00023, 2 pins, diameter 3.0mm z-position of LED center 1.6mm 2 pins diameter 5.0mm 2 pins diameter 3.0mm z-position of LED center 3.0mm 2 pins diameter 3.0mm z-position of LED center 6.0mm 2 pins From 8576ad9482bca9af6d257ece2917df271c37db54 Mon Sep 17 00:00:00 2001 Subject: [PATCH] More tweaks after pro review "different_unit_footprint": "error", "different_unit_net": "error", "duplicate_reference": "error", "duplicate_sheet_names": "error", More tweaks after pro review Apply jlcpcb's design rules, small fixes for those couple more GND-stitch vias From 77735c00cc3285131373f5cfc61b82eab5963d12 Mon Sep 17 00:00:00 2001 Subject: [PATCH 08/13] More notes main synth_tools/3D Printing/Cases/Eurorack 2-Row History Latest commits for file Synth_Manuals/Module Summaries.ods Normal file View File 3D Printing/Panels/HOLD PORTAL.png | Bin 0 -> 259172 bytes Latest commits for file Images/PXL_20210831_001017829.jpg Period: 1 month 1 day This is an ADSR envelope generator synth module. Layout and panel are Kosmo format. * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md) How to use 4f2a34f676 's take on FIREBALL VCO using AD&D 1e type faces 676d1403e6 Upload files to 'Panels' ... Initial kicad, images, gitignore for kicad backups *-backups More repo cleanup, adopt github .gitignore file f45c980890 Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability b11a8d31874f2e074879a668b4f6eb5f32915bd6 Change transistor footprint to inline_wide, fix DRC.

New Pull Request

Labels Milestones