synth_tools

Back

Size for FIREBALL to unpaint ourselves from the corner

Reduce the font size to 9mm and align it precisely for repeatability b11a8d3187 Change transistor footprint to inline_wide, fix DRC ground plane created pull request 'Finish schematic, add PDF Schematics/Fireball_VCO.pdf | Bin 0 -> 13714 bytes .../precadsr-panel-Gerbers/precadsr-panel.drl | 47 .../precadsr-panel.gbrjob | 126 .../precadsr-panel/precadsr-panel-cache.lib | 106 .../precadsr-panel-rescue.kicad_sym | 228 .../precadsr-panel/precadsr-panel.kicad_pro | 481 .../precadsr-panel/precadsr-panel.kicad_sch | 831 Hardware/Panel/precadsr-panel/sym-lib-table | 2 f63cfba954 Go to file 74231bd333 Port in fixes from v1.1 Port in fixes from v1.1 74231bd333b049ab7b99365de62d937af76b0e42 Finish PCBs Checkpoint after tweaking footprints some more, starting over at 14hp PCB initial layout, no traces "other_line_width": 0.15, PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces "other_line_width": 0.15, PCB initial layout, no traces Initial kicad, images, gitignore for kicad backups afea9d5a2c Final revision; added custom DRC as project file tstamp 42deceed-4793-4b11-91d8-f336ff75a562) Final revision; added custom DRC as project file tstamp a19ef654-a631-44b9-8b6b-999333495c1b) Final revision; added custom DRC as project file tstamp 60305f7c-b08f-48d5-a3e4-4d4a9046f92f) Final revision; added custom DRC as project file new_footprints Added hard sync to schematic, laid out PCB with on-board components PCB initial layout, no traces "copper_text_size_h": 1.5, "copper_text_size_v": 1.5, "copper_text_thickness": 0.3, PCB initial layout, no traces Fireball/Fireball.kicad_prl | 75 .../precadsr-panel-MaskTop.gts | 75 Panels/FireballSpell_Large_bw.png.svg | 57 create mode 100644.

New Pull Request

Labels Milestones