Labels Milestones

Back

Unescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated.

• Gate. Main synth_tools/Schematics/SynthMages.pretty/6.3mm_NPTH_MAXJLCPCB.kicad_mod 24 lines Binary.
• Unescape Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-MaskTop.gts Normal file Unescape.

New Pull Request

0 Open 0 Closed

Label

Show archived labels

Use alt + click/enter to exclude labels

All labels No label

Milestone

All milestones No milestones

Project

All projects No project

0 Open 0 Closed

Close

Label

Clear labels

Milestone

No milestone

Projects

Clear projects