X="5.3" y="2.1"/> Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes Total unplated holes count 16 Latest commits for file .gitignore Initial commit Initial commit README.md | 4 .../PCB/precadsr_aux_Gerbers/precadsr-PTH.drl | 99 .../precadsr_aux_Gerbers/precadsr-job.gbrjob | 2 | 1N5817 | Schottky diode | Tayda | A-826 | | | | | | Tayda | A-157 | | J1 | 1 | ICM7555xP | CMOS General Purpose Timer, 555 compatible, PDIP-8"/> -0.815973 0.545444 -0.191517 facet. Not necessary for voltage dividers. Extra - thunkicons - 8.9mm, +3.5mm. 5.2499 7.05523 facet normal -2.102315e-13 -1.000000e+00 -1.527974e-13. New Pull Request
alt
click/enter