synth_tools

Back

Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/precadsr-panel-holes.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/TO-92_Inline_Wide.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/PPTC_RXEF025.kicad_mod Normal file View File Panels/luther_triangle_vco_quentin_v2.scad Normal file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-B_Cu.gbr Normal file Unescape Hardware/Panel/precadsr-panel/sym-lib-table Normal file View File Hardware/Panel/precadsr-panel/precadsr-panel.pretty/Bigger_Push_Switch_Hole.kicad_mod Normal file View File 3D Printing/AD&D 1e spell names in Filmoscope Quentin' # precadsr.sch BOM Mon 19 Apr 2021 10:22:18 AM EDT Mon 10 May 2021 12:33:34 AM EDT Mon 10 May 2021 12:33:34 AM EDT Generated from schematic into main Merge pull request synth_mages/MK_VCO#5 Final revision; added custom DRC as project file version 1) #Kicad 7 # 2-layer, 1oz copper condition "A.Type == 'pad' && A.Fabrication_Property == 'Castellated pad'" condition "A.Net != B.Net" condition "A.Type == 'via' && B.Type == A.Type" (condition "A.Type == 'track' && B.Type == A.Type && A.Net != B.Net" (condition "A.Pad_Type == 'NPTH, mechanical' && B.Type == 'track'" (condition "A.Type == 'track' && B.Type == A.Type && A.Net != B.Net" condition "A.Type == 'pad' && !A.isPlated()" condition "A.isPlated() && B.Type == A.Type && A.Net != B.Net" condition "A.Pad_Type == 'NPTH, mechanical' && B.Type == A.Type" condition "A.Type == 'pad' && (B.Type == 'text' || B.Type == A.Type")) # 4-layer condition "A.Type == 'via' && B.Type == 'track'" (condition "A.isPlated() && B.Type == 'graphic')" (condition "A.Type == 'via' && B.Type == 'track'" condition "A.Type == 'track' && B.Type == 'track'" ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Not plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 Latest commits for file caixa_sr1.png Image of caxia score 531ebcae92 Add html test version Add html test version facet normal 0.956942 0.288323 0.0336373 facet normal -0.840151 -0.533195 0.0992474 facet normal -0.471387 -0.875985 0.102199 vertex 2.97699 -3.82407 21.7653 vertex -3.03882 -3.62229 21.7538 facet normal 2.219784e-16 -3.986840e-15 1.000000e+00 facet normal 4.084288e-01 9.127902e-01 -9.306122e-05 facet normal 2.011668e-15 -8.236081e-17 -1.000000e+00 facet normal 0.956715 0.0766184 0.280761 facet normal -3.566373e-01 9.342428e-01 3.501715e-04 vertex -1.005052e+02 1.053817e+02 1.055000e+01 vertex -1.010136e+02 9.269140e+01 2.550000e+00 facet normal 0.634341 0.773053 -5.92546e-06 facet normal -0.956954 0.288285 0.0336342 facet normal 0.288955 0.952359 0.0975571 vertex 1.75581 -8.82707 4.51215 facet normal -0.500001 0.866025.

New Pull Request

Labels Milestones