synth_tools

Back

Custom DRC as project file tstamp 42deceed-4793-4b11-91d8-f336ff75a562) Final revision; added custom DRC as project file tstamp 30cbcf99-eb70-4e15-8409-33e0ecd46602) Final revision; added custom DRC as project file ) ) ) Final revision; added custom DRC as project file tstamp 6b7d6cc6-a11c-4566-a5f2-ddde4d827642) Final revision; added custom DRC as project file (pts Final revision; added custom DRC as project file tstamp 60305f7c-b08f-48d5-a3e4-4d4a9046f92f) Final revision; added custom DRC as project file tstamp eb945be1-4d1d-46b5-b945-d4ebde74dae2) Final revision; added custom DRC as project file tstamp e90beec6-952b-474b-a043-0f4708c5b9c2) Final revision; added custom DRC as project file tstamp eb945be1-4d1d-46b5-b945-d4ebde74dae2) Final revision; added custom DRC as project file tstamp 52a45927-621d-4774-9080-e26ba88e3d95) Final revision; added custom DRC as project file tstamp e90beec6-952b-474b-a043-0f4708c5b9c2) Final revision; added custom DRC as project file tstamp 42deceed-4793-4b11-91d8-f336ff75a562) Final revision; added custom DRC as project file version 1) #Kicad 7 # 2-layer, 1oz copper condition "A.Type == 'pad' && (B.Type == 'text' || B.Type == A.Type && A.Net != B.Net" condition "A.Type == 'pad' && A.Fabrication_Property == 'Castellated pad'" condition "A.Net != B.Net" condition "A.Type == 'track' && B.Layer == 'Edge.Cuts'" condition "A.Type == 'pad' && B.Type == 'graphic')")) # edge clearance condition "A.Type == 'track'")) # This would override board outline and milled areas # (condition "A.Type == 'via' && B.Type == A.Type" condition "A.Type == 'via' && B.Type == A.Type && A.Net == B.Net" condition "A.Pad_Type == 'NPTH, mechanical' && B.Type == 'track'" condition "A.Type == 'via'" (condition "A.Type == 'via'" (condition "A.Type == 'track' && B.Layer .

New Pull Request

Labels Milestones