synth_tools

Back

Fp-info-cache *.lck # Netlist files (exported from Pcbnew) *.dsn *.ses Latest commits for file SR 1.pdf Normal file Unescape Schematics/SynthMages.pretty/Pushbutton Switch (PBS105).kicad_mod 32 lines 74231bd333 Go to file From 1e09530d973ad09b2f481221728128715527464a Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add footprint items for panel holes; separate panel and pcb into different files main MK_SEQ/Schematics/Unseen Servant/Unseen Servant.kicad_pcb 10453 lines | Refs | Qty | Component | Description | Manufacturer | Part | Vendor | SKU | | | | | | 4 | 100 nF | Unpolarized capacitor | | C6, C7, C8, C9 | 1 | 2_pin_Molex_connector | 2 | 1N5817 | Schottky Barrier Rectifier Diode, DO-41 Quad operational amplifier, DIP-14 main MK_VCO/Fireball/Fireball_panel.kicad_pro 505 lines { "board": { Add a front-panel PCB More tweaks after pro review } ], "meta": { More tweaks after pro review "clearance": 0.2, "diff_pair_gap": 0.25, "diff_pair_via_gap": 0.25, "diff_pair_width": 0.2, "line_style": 0, "microvia_diameter": 0.3, "microvia_drill": 0.1, "name": "Default", "pcb_color": "rgba(0, 0, 0, 0.000)", "track_width": 0.25, "via_diameter": 0.8, "via_drill": 0.4, More tweaks after pro review } ], "meta": { More tweaks after pro review "design_settings": { "defaults": { PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces Fireball/Fireball.kicad_prl | 2 Examples/EG_MANUAL.pdf | Bin 0 -> 297934 bytes From eb8580ef62e5093762f6f99c41c22539aaadf737 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add schematic, start on PCB Checkpoint after converting most things to SMD Checkpoint after re-centering sliders, before removing redundant LED resistors next to transistors to save on panel wires renamed repository from precadsrprecadsr to synth_mages/MK_VCO

New Pull Request

Labels Milestones