synth_tools

Back

Vertex -2.98805 -4.47193 22.0001 vertex -2.0582 -4.96895 22.0001 vertex -3.84796 -3.74837 22.0001 vertex 2.98805 -4.47193 22.0001 vertex 1.04926 -5.27501 22.0001 vertex 4.96895 2.0582 22.0001 vertex 4.47193 2.98805 22.0001 vertex 1 5.27986 22.0001 vertex -5.28194 -0.978841 22.0001 vertex -2.98805 -4.47193 22.0001 vertex 1 6.419 12.8511 vertex 1 7.04351 7.6891 vertex 1 6.92882 7.8933 vertex 1 5.30257 21.8229 vertex 1 5.30257 21.8229 vertex 1 6.3311 13.3597 vertex 1 6.84708 8.58432 vertex 1 6.43 13.35 vertex 1 5.27986 22.0001 vertex -2.98805 4.47193 22.0001 vertex -5.28194 -0.978841 22.0001 vertex 1 0 PCM_kikit Tab A symbol representing annotation for tab placement (condition "A.Type == 'track' && B.Layer == 'Edge.Cuts'")) # drill/hole size condition "A.Type == 'pad' && (B.Type == 'text' || B.Type == A.Type && A.Net != B.Net" condition "A.Type == 'via'" condition "A.Type == 'pad' && A.Fabrication_Property == 'Castellated pad'" condition "A.Net != B.Net" condition "A.Pad_Type == 'NPTH, mechanical' && B.Type == A.Type")) # 4-layer condition "A.Type == 'via'" (condition "A.Type == 'pad' && B.Type == 'track'" (condition "A.Type == 'track' && B.Layer == 'Edge.Cuts'")) # drill/hole size condition "A.Type == 'via' && B.Type == A.Type && A.Net == B.Net" condition "A.Type == 'via'" condition "A.Type == 'pad' && (B.Type == 'text' || B.Type == A.Type" (condition "A.Type == 'pad' && A.Fabrication_Property == 'Castellated pad'" condition "A.Net != B.Net" condition "A.Type == 'track'")) # This would override board outline and milled areas # (condition "A.Type == 'track'")) # This would override board outline and milled areas # (condition "A.Type == 'via' && B.Type == 'graphic')" (condition "A.Type == 'track' && B.Type == 'track'" condition "A.Type == 'pad' && !A.isPlated()" condition "A.isPlated() && B.Type == A.Type")) # 4-layer condition "A.Type == 'via' && B.Type == A.Type" condition "A.Type == 'track' && B.Type == 'track'" ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Thu Aug 12 11:11:04 2021 ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) Total plated holes count 16 Not plated through holes are merged with plated holes count 16 Not.

New Pull Request

Labels Milestones