3
1
Back

Vertex 1.384484e+000 -6.987365e+000 2.496000e+001 vertex -5.640343e+000 -2.215887e-001 2.496000e+001 vertex -5.169086e+000 2.233433e+000 9.983999e+000 vertex -7.038888e+000 4.228040e-001 9.983999e+000 vertex -4.217378e+000 -3.791486e+000 9.983999e+000 vertex 3.756590e+000 4.215425e+000 2.496000e+001 vertex 2.640404e+000 4.542677e+000 2.495526e+001 facet normal -8.715152e-002 -3.880288e-004 9.961950e-001 vertex -5.326898e+000 3.014290e+000 2.496000e+001 vertex 5.919638e+000 -3.953691e+000 9.983999e+000 vertex 6.045371e+000 3.669801e+000 2.496000e+001 vertex -1.118343e+000 -5.580715e+000 1.747200e+001 facet normal -0.989167 -0.0992487 0.108159 facet normal -0.166294 0.21962 0.961308 vertex 5.04394 5.04394 6.87796 vertex -7.13918 0.0610838 6.87866 vertex -5.20899 -5.17982 6.86125 facet normal -0.956672 0.290933 -0.0117085 facet normal 0.308981 0.0243251 0.950757 facet normal 0.192238 -0.421012 0.88645 facet normal -0.0989222 0.0149092 -0.994983 facet normal 0.370053 -0.60387 0.705975 facet normal 0.24742 -0.963803 0.0993384 facet normal -0.0620422 0.0777927 0.995037 vertex 5.8333 5.48276 19.9427 facet normal 0.956943 -0.288321 0.0336375 facet normal 0.112087 0.551317 -0.826732 vertex -1.11009 2.67998 18.9335 facet normal -2.304122e-004 -4.032215e-004 -9.999999e-001 Latest commits for branch corrected_silkscreen updated README.md 3d0ca7fdf6e2ad8d7864221e585c668e46544055 Update README.md * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md ``` git clone git@gitlab.com:rsholmes/precadsr.git git submodule init git submodule update Find and replace last few thin traces, fix teardrops and gnd fill Embiggen traces, add teardrops 46614f2341 Add 55k-ish resistor to coarse knob to fix tuning range 's notes on repique/caixa, two or three for surdos Add schematic, start on PCB with exploratory 8hp layout Bring in diylc and openscad design Panels/dual_vca.scad | 393 create mode 100644 3D Printing/Rails/36hp_outie.stl | Bin 0 -> 11692 bytes .../Panels/HOLD PORTAL.png | Bin 0 -> 106084 bytes Panels/luther_triangle_10hp.stl | Bin 0 -> 406884 bytes ...uther_triangle_vco_quentin_v3_only_art.stl | Bin 10174 -> 0 bytes Images/precadsr-panel.png | Bin 0 -> 138868 bytes Docs/precadsr_bom.md | 72 Hardware/PCB/precadsr/potsetc.sch | 4 .../PCB/precadsr_aux_Gerbers/precadsr-PTH.drl | 22 Hardware/PCB/precadsr/precadsr.sch | 412 Hardware/PCB/precadsr/precadsr.xml | 1557 Hardware/PCB/precadsr/sym-lib-table | 2 | 47k | Resistor | | | Tayda .

New Pull Request