Labels Milestones
BackKeep_text_aligned Latest commits for file Schematics/bad_trace_v1.jpeg add pic add pic 2118197c1e2cab02a4a0c4b6381e9d7946ff4f12 move bugs to md file to be able to add picture 53c90c58d81dff355f8b17948a9b73c895233eb2 Add notes about wiring SW15 cross-board Add design rules for jlcpcb 9360e76802 Add design rules for jlcpcb Add some perfboard sections, power headers, teardrops checkpoint before getting really weird with WireIt dd8c61c34f A couple more minor clearance tweaks Subject: [PATCH 09/18] Apply jlcpcb's design rules, small fixes for those main synth_tools/PSU/PSU.md 5 lines 1e09530d97 Delete '3D Printing/Panels/HOLD PORTAL.png' 3D Printing/Panels/HOLD PORTAL.png | Bin 0 -> 170624 bytes README.md | 3 | 1 uF tantalum\nYuSynth 1, 10 uF | Polarized capacitor | | | | | 8 "active_layer_preset": "All Layers", "active_layer_preset": "All Layers", "active_layer_preset": "All Layers", "active_layer_preset": "All Layers", "active_layer_preset": "All Layers", "active_layer_preset": "All Layers", "active_layer_preset": "All Copper Layers", re-re-remove the mysterious extra trace 5040873587dbb57684343269abab88d35cf7124b Update Schematics/schematic_bugs_v1.md Schematics/schematic_bugs_v1.md | 1 | SW_SPDT | Switch, dual pole double throw, separate symbols Quad Low-Noise JFET-Input Operational Amplifiers, DIP-14/SOIC-14"/>