Labels Milestones
BackFiles (exported from Eeschema) *.net # Autorouter files (exported from Pcbnew # Exported BOM files *.xml *.csv # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated through holes: ============================================================= ec67859b1c2779470b99801ce69f8850b83fa3e1 Start of LM13700 version to see why d9153c70802a10d2fe554f80f1a497b409aac630 sr1 d952ec97f3d5e1172c33dcefe438ee5d18f8d87d Use THT electrolytics, finish SMT layout, try on quentin font for size Schematics/Dual_VCA_with_cv2_OTA.diy Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/precadsr-panel-holes.kicad_mod Normal file Unescape Panels/10_step_seq_38hp_v3.scad Normal file View File 3D Printing/Pot_Knobs/18-spline-pot-knob-indicator-line.stl Executable file View File 3D Printing/Cases/Eurorack 2-Row/212d78eb7158bfb85110e9b580cff116_preview_featured.jpg Executable file Unescape.
- , length*width=19*5mm^2, Capacitor, http://www.wima.com/EN/WIMA_MKS_4.pdf C Rect.
- 205-00086 pitch 10mm size.
- 9.964642e-01 3.547643e-04 vertex -9.858924e+01 1.059924e+02 3.455000e+01.