synth_tools

Back

[PATCH 08/18] couple more GND-stitch vias Latest commits for file Panels/title_test.stl STLs, 10hp version, others schematics b404e3f9c5 Update luther's layout Update luther's layout Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Not plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) Total plated holes count 16 Not.

Mm, Time-Lag T, 250 VAC.
-0.881816 -0.471442 -0.011941 facet.
"extra_units": "error", "global_label_dangling": "warning", "hier_label_mismatch": "error", "label_dangling.

New Pull Request

Labels Milestones