3
1
Back

-3.934401e-001 6.745051e-001 6.246981e-001 facet normal 0.564052 0.273151 0.779252 vertex 4.54597 -4.77601 7.16505 facet normal -0.00146195 -0.116322 0.99321 facet normal -0.115783 4.54538e-07 -0.993275 facet normal 0.0821247 -0.0559923 -0.995048 vertex 8.08467 -5.87688 0.0486652 facet normal 9.627515e-01 5.193377e-04 2.703871e-01 vertex -9.049867e+01 1.005513e+02 1.044078e+01 facet normal 0.192238 -0.421012 0.88645 facet normal -0.115024 0.957368 0.264982 facet normal 0.282966 0.360203 0.888923 facet normal -6.870092e-01 7.266487e-01 0.000000e+00 vertex -9.617960e+01 1.059924e+02 1.855000e+01 vertex -9.976002e+01 1.056904e+02 2.655000e+01 facet normal -4.477993e-001 -7.852003e-001 4.277105e-001 vertex -5.103285e-003 5.784802e+000 2.476740e+001 facet normal 0.0819033 -0.0819011 -0.993269 facet normal 0.618884 -0.0694793 0.782404 vertex 0 -9 4.51215 vertex 8.99167 0 3 0 ENDBLK 5 21 330 1F 100 AcDbEntity 67 1 8 0 100 AcDbBlockBegin 2 *PAPER_SPACE 1 (min_thickness 0.254) (filled_areas_thickness no Latest commits for file Envelope/Envelope.kicad_pcb From bba8f602d8c1e3130e12541595ca5b24c3323454 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Update luther's layout Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4.

New Pull Request