3
1
Back

"Notes": "Layer B.SilkS" ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Thu Aug 12 15:59:21 2021 ac58a9eaed checkpoint after roughing out middle PCB Binary files a/3D Printing/Panels/HOLD PORTAL.png Normal file View File Latest commits for file SR 1.pdf More SR1 notation f51b7b97734e404127fa5d5d263acbfd66f116e4 Add schematic, start on PCB with exploratory 8hp layout Bring in diylc and openscad design From 62cb30efbfdab918bafabca8d6c9cca52ce95eca Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add panels Add panels Add panels Panels/FireballSpell.png | Bin 38860 -> 0 bytes Latest commits for file Panels/label_test.stl From f5fc556ca298718ed9c38de316ac4c166fbbe181 Mon Sep 17 00:00:00 2001 Subject: [PATCH] README correction.

New Pull Request