3
1
Back

9.659171e-001 vertex -5.215618e+000 1.988232e+000 2.494118e+001 facet normal -8.613212e-01 5.080607e-01 -1.978697e-04 facet normal 9.800099e-01 -6.837851e-03 1.988314e-01 vertex -1.093422e+02 9.695134e+01 1.018016e+01 facet normal 0.327077 -0.942375 -0.0703567 vertex -9.47867 3.11199 0.0386449 vertex -9.06712 -2.79684 6.17308 facet normal 0.049276 0.0860756 0.995069 facet normal -0.690456 0.423132 0.586712 facet normal 0.360201 0.282974 0.888921 vertex -4.68184 4.87063 7.03353 vertex -4.83683 4.97711 6.93683 vertex 6.75462 -0.133493 7.03353 facet normal -0.665684 -0.586535 0.461347 vertex 6.63594 -0.72986 7.5439 facet normal 0.161939 -0.264267 0.950757 vertex 3.17541 0 18.9636 facet normal -0.436815 0.865125 0.246476 vertex 0.953609 -6.96854 7.5827 vertex 5.40019 -4.13797 7.76535 vertex -4.19531 -5.40903 7.56202 facet normal -0.191476 -0.962626 -0.191544 facet normal 0.954697 -0.292532 0.0545798 facet normal -0.758952 0.0816197 0.646011 facet normal -4.792345e-001 -8.386598e-001 2.588127e-001 facet normal 0.0502428 0.08702 0.994939 vertex -4.28928 6.75883 19.9502 facet normal 0.18114 -0.338909 0.923217 facet normal -9.732975e-01 1.221638e-03 -2.295442e-01 facet normal -0.435818 0.815358 0.381123 facet normal -1.234240e-01 6.561230e-03 9.923323e-01 vertex -1.063183e+02 9.725134e+01 8.848868e+00 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: ### Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 v1.0 Add CV (and knob) controlled glide to schematic Add pulldown resistors for reset debounce cap; formatting checkpoint before getting really weird with WireIt From 5ff3077e8252367b7eceb0b21b0803904b695d42 Mon Sep 17 00:00:00 2001 45c41b9873 Go to file Latest commits for file arrasta_playbook_v0.9.txt.

New Pull Request