Labels Milestones
BackFFV901 Artix-7, Kintex-7 and Zynq-7000 BGA, 34x34 grid, 35x35mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=292, https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=88, NSMD pad definition Appendix A BGA 1760 1 FH1761 FHG1761 Virtex-7 BGA, 44x44 grid, 45x45mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=297, NSMD pad definition Appendix A BGA 324 0.8 GateMate FPGA Maxim WLP-12, W121H2+1, 2.008x1.608mm, 12 Ball, 3x4 Layout, 0.5mm Pitch, S-PWSON-N10, DSC, http://www.ti.com/lit/ds/symlink/tps63060.pdf USON-10 2.5x1.0mm_ Pitch 0.5mm http://www.ti.com/lit/ds/symlink/tpd4e02b04.pdf USON-10 2.5x1.0mm Pitch 0.5mm VSSOP DCU R-PDSO-G8 Pitch0.5mm VSSOP-8 3.0 x 3.0, http://www.ti.com/lit/ds/symlink/lm75b.pdf VSSOP-8 3.0 x 3.0, http://www.ti.com/lit/ds/symlink/lm75b.pdf VSSOP-8 3.0 x 3.0, http://www.ti.com/lit/ds/symlink/lm75b.pdf VSSOP-8 3.0 x 3.0, http://www.ti.com/lit/ds/symlink/lm75b.pdf VSSOP-8 3.0 x 2.0mm, orientation marker at anode, https://dammedia.osram.info/media/resource/hires/osram-dam-5824137/SFH%204257_EN.pdf LED PLCC-2 SMD package Diotec Diotec MicroDil, body 3.0x3.0x1.8mm (e.g. Diode bridge), see http://www.vishay.com/docs/88854/padlayouts.pdf TO-269AA MBS diode bridge SMD diode bridge Single phase bridge rectifier case 15.7x15.7 Single phase bridge rectifier case 15.2x15.2mm, pitch 10.9mm, see https://diotec.com/tl_files/diotec/files/pdf/datasheets/kbpc600.pdf Single phase bridge rectifier case 15.2x15.2mm, pitch 10.9mm, see https://toshiba.semicon-storage.com/us/product/mosfet/to-247-4l.html TO-247-2 Vertical RM 1.27mm Multiwatt-7 staggered type-2 TO-220-5, Vertical, RM 1.27mm, staggered type-1, see http://www.st.com/resource/en/datasheet/tda7391lv.pdf TO-220-11 Horizontal RM 5.45mm TO-46-2, Pin2 at center of hole, with a hair of margin // margins from edges h_margin = hole_dist_side + thickness; v_margin = hole_dist_top*2; v_margin .
New Pull Request