3
1
Back

Vertex 6.59163 -0.162663 7.16505 facet normal -7.865136e-14 -1.000000e+00 -3.499570e-14 facet normal -0.989331 -0.0975625 0.108193 facet normal -0.224826 0.741154 0.632569 facet normal -0.995185 -0.0980159 0 vertex 1.38893 -2.07867 6.5 facet normal -0.816076 0.545285 -0.19153 vertex 2.65784 -1.99639 18.3555 facet normal -0.995182 -0.0973802 0.011361 facet normal -0.0729941 0.976261 0.203926 vertex 1.03118 7.21514 7.67586 vertex 4.38745 -5.82788 7.61242 facet normal -0.995456 -0.0673293 -0.0673293 vertex 6.95569 -6.45393 6.1731 facet normal 9.062952e-001 4.035140e-003 4.226258e-001 facet normal 0.290285 -0.95694 8.0192e-06 facet normal 0.615693 -0.525853 0.586857 vertex 6.19038 1.70385 19.9 facet normal -0.851409 0.301695 0.429048 facet normal -9.507957e-01 8.916102e-03 -3.096902e-01 facet normal -0.257143 0.137446 0.956549 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md ## GitHub repository ## Git repository https://gitlab.com/rsholmes/precadsr Submodules From 83b013c3637bfb179ad62b90a6c8b2f5fb547c8c Mon Sep 17 00:00:00 2001 .../Panels/POLYMORPH.png | Bin 38764 -> 0 bytes From b2f0340111348a8deafde0ffe244939fe4eeb6b7 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Added hard sync to schematic, laid out PCB with exploratory 8hp.

New Pull Request