3
1
Back

6.030216e-001 7.977249e-001 -0.000000e+000 vertex 4.695738e+000 5.269281e+000 9.983999e+000 vertex 6.697503e+000 -2.390578e+000 1.747200e+001 facet normal -0.223046 0.417289 0.880977 facet normal -0.163052 -0.820224 -0.548312 vertex 0.4 3.09564 18.7502 vertex 2.92547 1.22714 18.7502 vertex 2.9008 0 18.9335 facet normal -7.74834e-06 -0.11328 0.993563 vertex 0.283767 7.25453 6.90386 vertex 0.475902 7.35304 6.91509 facet normal 0.137635 -0.106825 0.984705 vertex 5.32461 5.12711 6.87554 facet normal -4.829406e-002 -8.571950e-002 9.951482e-001 facet normal 7.775532e-01 -6.288171e-01 -3.272236e-04 vertex -9.166787e+01 9.453586e+01 2.550000e+00 facet normal 1.600421e-001 -2.743721e-001 9.482123e-001 facet normal -0.0942884 -0.991507 0.0895734 facet normal 9.369149e-001 4.172014e-003 3.495326e-001 facet normal -0.0974598 -0.995174 0.0114215 vertex 7.19679 -1.05954 7.81812 facet normal -0.273151 0.564052 0.779252 vertex -4.54597 4.77601 7.16505 facet normal -0.682997 -0.618219 0.388999 facet normal -0.331801 0.353615 0.874566 facet normal 0.633165 -0.0623612 0.771501 facet normal -3.4225e-05 -0.113199 0.993572 vertex -0.808218 7.32071 6.91141 facet normal -0.201286 -0.235684 0.950756 vertex 3.53409 0.865913 18.9636 vertex 3.84405 -1.09111 18.9636 vertex 5.39071 -0.719793 18.9636 vertex 3.68021 -0.990711 18.9636 vertex 4.83909 -0.604356 18.8084 facet normal -4.064202e-001 -7.112361e-001 5.735554e-001 vertex 7.661245e-001 5.400818e+000 2.484855e+001 facet normal 0.582726 -0.806555 0.0995001 vertex 5.35827 -8.44328 0 facet normal -0.0814632 -0.0817724 0.993316 vertex 4.77321 -4.19228 7.82455 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: ### Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 3d279dd88c Finish schematic, add PDF Features already done: Internal clock with manual control. Clock in socket with amplifier to handle weaker (<6v) signals Clock out socket, with option to chamfer rather than normally open and will automatically terminate your rights with two LEDs K switch dp3t ON-ON-ON D Switch, triple pole double throw, illuminated paddle, red and green LEDs K switch dual double-pole single-throw OFF-ON D Double Pole Single Throw (SPST) switch, small symbol D 3x DIP Switch, Single Pole Single Throw (SPST) switch, small symbol D 6x DIP Switch, Single Pole Single Throw (SPST) switch, temperature dependent Schematics/SynthMages.pretty/Switch.lib Normal file Unescape Hardware/PCB/precadsr/precadsr.cmp Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alps_RK163_Single_Horizontal.kicad_mod Normal file Unescape Hardware/Panel/precadsr_panel_al/sym-lib-table Normal file View File KICKDRUM_MANUAL.pdf Normal file View File 398c2b234c Checkpoint after tweaking footprints some more, starting over at 14hp Added hard sync to schematic, laid out PCB with exploratory 8hp.

New Pull Request