synth_tools

Back

[PATCH] Start of LM13700 version to see why main *-backups Forget (and ignore) fp-info-cache file as it is machine-specific data Merge pull request 'Finish schematic, add PDF' (#2) from schematic into main created pull request 'Finish schematic, add PDF' (#2) from schematic into main 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 63579cf959 Add notes about UX component wiring Add notes about UX component wiring Feed of " /arrasta" c9e81f0cc630cea052574ce7c50b3e82145bb626 Image of caxia score Samurai Latest commits for file Schematics/SynthMages.pretty/3.5mm_jack_hole_nonpcb.kicad_mod d62e7c6861 More work finding space for everything, lining things up more Binary files /dev/null and b/Schematics/bad_trace_v1.jpeg differ Panels/luther_triangle_vco_quentin_v4.scad Normal file Unescape Fireball/Fireball.kicad_prl Normal file View File Schematics/Unseen Servant/Unseen Servant.kicad_pcb | 2 .../precadsr_panel_al-cache.lib | 123 create mode 100644 Schematics/SynthMages.pretty/POT_2_PIN_Header.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Rect_L7.2mm_W7.2mm_P5.00mm_FKS2_FKP2_MKS2_MKP2.kicad_mod delete mode 160000 Hardware/lib/Kosmo_panel main synth_tools/3D Printing/Cases/Eurorack 2-Row History Latest commits for file Schematics/schematic_bugs_v1.md Update Schematics/schematic_bugs_v1.md 5040873587dbb57684343269abab88d35cf7124b Update Schematics/schematic_bugs_v1.md Schematics/schematic_bugs_v1.md | 1 | Conn_01x07 | *(optional) SIP socket, 2.54 mm, 1x2 (see [build notes](build.md | | C6, C7, C8, C9 D1, D2, D3, D4, D5, D6, D7, D8, D9, D10 Standard switching diode, DO-35 | | | | | J3 | 1 | TL074 | Quad operational amplifier, DIP-14 | | | | | | | | R9, R11, R13 | 3 | 4.7k | Resistor | | J2 | 1 | Conn_01x02 | SIP socket, 2.54 mm, 1x2 (see [build notes](build.md)) | | | | | R9, R11, R13 | 3 | A1M | **Potentiometer, 16 mm vertical board mount OR: | | D3, D4, D5, D8, D9, D10 | 8 | 1N4148 | 100V 0.15A standard switching diode, DO-35 | | | AR Path="/607F01E7" Ref="R?" Part="1" AR Path="/607ED812/60A9C096" Ref="R24" Part="1" AR Path="/607ED812/60B160FF" Ref="J7" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG0102" Part="1" AR Path="/60A9C081" Ref="R?" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG03" Part="1" AR Path="/607ED812/60C38343" Ref="R12" Part="1" AR Path="/607ED812/60802BB2" Ref="R31" Part="1" AR Path="/60B160FF" Ref="J?" Part="1" AR Path="/607ED812/60800A40" Ref="R113" Part="1" AR Path="/607ED812/60A9C088" Ref="R14" Part="1" AR Path="/607ED812/60A9C096" Ref="R24" Part="1" AR Path="/60B16110" Ref="J?" Part="1" AR Path="/607ED812/60800A40" Ref="R27" Part="1" AR Path="/607ED812/60A9C088" Ref="R14" Part="1" AR Path="/607ED812/60C38343" Ref="R22" Part="1" From 3d279dd88cba890e1ff05b6fd01cb5480b1f325e Mon Sep 17 00:00:00 2001 Subject: [PATCH] Current draw From b886abe4036c263df71a7c0b70fd44b77a53e633 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Current draw 12 mA +12 V, and sustain voltage is taken from \npot pin 1 x 1 mm, 734-176 , 16 Pins per row (https://www.molex.com/pdm_docs/sd/430450201_sd.pdf), generated with kicad-footprint-generator Hirose FH12, FFC/FPC connector.

New Pull Request

Labels Milestones