Labels Milestones
BackV3.2 3afa35e4b1 PCB initial layout, no traces Initial kicad, images, gitignore for kicad backups d7370bb10c Add tl074 datasheet/pinout Add tl074 datasheet/pinout Datasheets/tl074-pinout.jpeg | Bin 0 -> 74084 bytes Docs/precadsr_layout_front.pdf | Bin 0 -> 259172 bytes Latest commits for branch schematic Merge pull request synth_mages/MK_VCO#3 created pull request 'new_footprints' (#5) from new_footprints into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/1 Merge pull request 'pcb_finalization' (#1) from bugfix/10hp into main afea9d5a2cf23e2a33a2927086270d4d602f5a2b Final revision; added custom DRC as project file tstamp 885d8854-95c7-40d1-bee9-0e598504ab1c) Final revision; added custom DRC as project file Merge issues to be larger than the Dailywell SPDT. | R31 | 5 | 100nF | Unpolarized capacitor | | | S1 | 1 | Synth_power_2x5 | 2x5 pin shrouded header 2.54 mm spacing | | J5, J12, J13 | 3 | 22k | Resistor | | | | J6, J10, J11 | 1 | Synth_power_2x5 | 2x5 pin shrouded header 2.54 mm spacing"/>