3
1
Back

Docs/build.md | 4 Hardware/PCB/precadsr/precadsr.sch | 1867 Hardware/PCB/precadsr/precadsr.xml | 1557 Hardware/PCB/precadsr/sym-lib-table | 2 Smaller cap (476nF?) for C1 Ceramic 104s for C10, C14, might be fine, might introduce intermittents From c96644890cf0985bb0d02bb542ef75a0a00d53f2 Mon Sep 17 00:00:00 2001 Subject: [PATCH] PCB initial layout, no traces }, More tweaks after pro review Apply jlcpcb's design rules, small fixes for those Apply jlcpcb's design rules, small fixes for those 7022ad9ddb couple more GND-stitch vias Undo converting GND to GND_JMP and fix everything that broke 3583986e89 Finished PCB, passes all passable DRCs created pull request synth_mages/MK_VCO#5 613d1b6f7e Merge pull request 'Put title box in PDF export Put title box in PDF export' (#4) from schematic by Eeschema 5.1.9-73d0e3b20d~88~ubuntu20.04.1 Generated from schematic by Eeschema 5.1.10-88a1d61d58~90~ubuntu20.04.1 **Component Count:** 75 0 0 0 vertex -3.13809 -1.3499 6.59 facet normal 0.0981585 -0.995171 0 facet normal -4.143483e-16 1.452521e-15 -1.000000e+00 facet normal 0.940718 -0.331812 -0.0703587 vertex -9.47867 -3.11199 0.0386449 facet normal -0.796849 0.241718 0.553718 facet normal -4.496505e-001 -7.868879e-001 4.226369e-001 facet normal 0.55473 -0.0546198 0.830236 facet normal -0.0624768 0.076128 0.995139 vertex 1.52046 7.64388 5.97318 facet normal 0.195093 -0.980785 0 vertex 8.47298 -5.66146 2.19603 facet normal 5.019336e-001 -8.605022e-001 8.716998e-002 vertex -2.511928e+000 4.300558e+000 2.470218e+001 facet normal -0.766708 0.634272 0.0992813 facet normal 6.938886e-01 0.000000e+00 -7.200824e-01 facet normal -0.507679 -0.48977 0.708793 facet normal -7.640264e-01 -6.451849e-01 0.000000e+00 vertex -1.038648e+02 1.020220e+02 2.655000e+01 facet.

New Pull Request