3
1
Back

Wall wart. Consider adding a switch module label(string, size=4, halign="center", height=thickness+1, font=default_label_font) { module v_wall(h, l, wall_thickness); Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability Change transistor footprint to inline_wide, fix DRC ground plane created pull.

New Pull Request