3
1
Back

"min_copper_edge_clearance": 0.0, PCB initial layout, no traces Fireball/Fireball.kicad_prl | 4 .../PCB/precadsr_aux_Gerbers/precadsr-PTH.drl | 22 .../precadsr_aux_Gerbers/precadsr-job.gbrjob | 2.

New Pull Request