3
1
Back

Make all power traces large "rules": { PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces Initial kicad, images, gitignore for kicad backups Initial kicad, images, gitignore for kicad backups afea9d5a2c Final revision; added custom DRC as project file tstamp 52a45927-621d-4774-9080-e26ba88e3d95) Final revision; added custom DRC as project file tstamp 62e17d71-a82e-47f7-8a14-a0885fbe0008) Final revision; added custom DRC as project file Final revision; added custom DRC as.

New Pull Request