3
1
Back

0.000)", "track_width": 0.25, "via_diameter": 0.8, "via_drill": 0.4, More tweaks after pro review "design_settings": { "defaults": { PCB initial layout, no traces Fireball/Fireball.kicad_prl | 2 | 1nF | Film capacitor | | | | | | J3, J4, J5 | 3 | 10uF | Electrolytic capacitor | .

New Pull Request