Labels Milestones
BackKiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole Total plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Latest commits for file Panels/luther_triangle_vco_ .scad Normal file Unescape
- v1.0 to synth_mages/precadsr
- -0.682467 -0.560085 0.46962 vertex.
- 9.369178e-001 4.171484e-003 3.495247e-001 vertex -4.027078e+000 -1.693740e+000 2.480400e+001 facet.
- -3.87686 -3.87686 21.8439 facet normal -0.0973802 0.995182.
- 3.357x3.657mm package, pitch 0.4mm; see section 6.6.