synth_tools

Back

Gerbers From 5a4e89eea63bf71c8fd68e1168f096dfb3459aa4 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add design rules for jlcpcb 9360e76802 Add design rules for jlcpcb Latest commits for branch corrected_silkscreen updated README.md updated README.md README.md | 1 | B10k | Potentiometer | | | | | Tayda | A-1138 | | R8, R10, R12 | 3 * https://www.digikey.com/en/products/detail/bourns-inc/PTL30-15R0-103B1/3781301 (red B10K) and https://www.digikey.com/en/products/detail/bourns-inc/PTL30-15O0-105A2/7314942 (orange A1M * The SPDT toggle switches smt_version Merge pull request 'More schematics' (#3) from schematic into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/3 Merge pull request synth_mages/MK_SEQ#1 2666d5803f Footprint selection, some PCB layout choices .../Unseen Servant/Unseen Servant.kicad_sch | 4 .../Panel/precadsr-panel/precadsr-panel.pro | 30 .../precadsr_aux_Gerbers/precadsr-F_Mask.gbr | 185 .../precadsr_aux_Gerbers/precadsr-B_Paste.gbr | 4 .../precadsr-Edge_Cuts.gbr | 30 .../precadsr_aux_Gerbers/precadsr-F_Mask.gbr | 266 .../precadsr_aux_Gerbers/precadsr-B_Paste.gbr | 4 Schematics/LUTHERS_VCO.diy Executable file View File Latest commits for file Synth Mages Power Word Stun Panel.kicad_pro 4ee6887723 Add some perfboard sections, power headers, teardrops checkpoint before getting really weird with WireIt A couple more minor clearance tweaks Add ground fills, fix some clearance issues, make all power traces large "rules": { PCB initial layout, no traces "silk_line_width": 0.15, "silk_text_italic": false, "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, PCB initial layout, no traces }, Add ground fills, fix some clearance issues, make all power traces large "rules": { PCB initial layout, no traces "copper_text_size_h": 1.5, "copper_text_size_v": 1.5, "copper_text_thickness": 0.3, PCB initial layout, no traces PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces "silk_line_width": 0.15, PCB initial layout, no traces PCB initial layout, no traces }, More tweaks after pro review Apply jlcpcb's design rules, small fixes for those // Order of the base panel's thickness to account for squishing // middle-bottom h rib h_wall(h=1.6, l=right_rib_x); // middle horizontal rib h_wall(h=4, l=right_rib_x); // middle-bottom h rib // h_wall(h=1.6, l=right_rib_x); // middle horizontal rib // middle horizontal rib // middle horizontal rib h_wall(h=4, l=right_rib_x); // middle-bottom h rib // h_wall(h=4, l=right_rib_x); // one more vertical to mount the circuit board to, dead center v_wall(h=4, l=top_row-rail_clearance*2-thickness-15); // PCB holder pcb_holder(h=10, l=top_row-rail_clearance*2-15-thickness, th=1.15, wall_thickness=1); if (anchor_hole=="left" || anchor_hole=="both") { text(string, size, halign=halign, font=font); // draw a "vertical" wall to mount a circuit board sideways on d923559173 Go to file 46614f2341 Add 55k-ish resistor to coarse knob to fix tuning range Add 55k-ish resistor to coarse knob to fix tuning range Add 55k-ish resistor to coarse knob to.

New Pull Request

Labels Milestones