Labels Milestones

Back

--cache learns about gitignore and git rm --cache 19116ba39d Apply jlcpcb's design rules, small fixes for those 972e45fb78 Go to file d952ec97f3 Merge issues.

• 20pin without exposed pad TSSOP, 14.
• Vertex 9.00415 -3.72964 3.26879 vertex.

New Pull Request

0 Open 0 Closed

Label

Show archived labels

Use alt + click/enter to exclude labels

All labels No label

Milestone

All milestones No milestones

Project

All projects No project

0 Open 0 Closed

Close

Label

Clear labels

Milestone

No milestone

Projects

Clear projects