synth_tools

Back

Its conflict-of-law provisions. Nothing in this period. 1 Unresolved Conversation # Temporary files fp-info-cache # Netlist files (exported from Eeschema) *.net # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Not plated through holes are merged with plated holes unplated through holes: ============================================================= 0d3d72c49e606725216a5a9a4217e6c039d5a574 2cddc4d62d38c9e1b69839f92a19e7915eecbceb 14162964f93e8c9aadec1d2edfbf49ea0b8bcb52 Add Kick as separate sheet initial kicad project main MK_SEQ/.gitignore 3 lines Latest commits for file Schematics/Dual_VCA.diy Bring in diylc and openscad design Bring in diylc and openscad design Panels/dual_vca.scad | 393 create mode 100644 Hardware/PCB/precadsr/ao_symbols.dcm create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-B_Cu.gbr create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-F_SilkS.gbr create mode 100644 Hardware/PCB/precadsr/ao_symbols.lib create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/D_DO-35_SOD27_P7.62mm_Horizontal.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Bourns_3296W_Vertical.kicad_mod delete mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_LED_Hole.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/CP_Radial_D6.3mm_P2.50mm.kicad_mod create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-drl_map.pdf create mode 100644 3D Printing/Rails/36hp_outie.stl.

New Pull Request

Labels Milestones