Labels Milestones
BackThis period. 1 Unresolved Conversation # Temporary files *.000 *.bak Initial version .gitignore | 1 | 10R | Resistor | | | 8 "active_layer_preset": "All Copper Layers", re-re-remove the mysterious extra trace main Add scad for v3.2 Stuff all teh scad files in 2a5bb74bbd0830b4c30d8004e4cdd9ae79e21770 Update Schematics/schematic_bugs_v1.md 5040873587dbb57684343269abab88d35cf7124b Update Schematics/schematic_bugs_v1.md dcaec240831d28b722a7d7988287c76a1461e439 more fixes dcaec240831d28b722a7d7988287c76a1461e439 more fixes more fixes glide fix d9235591732ea49a85db49010f2aaf63f936f2b3 re-re-remove the mysterious extra trace main Add scad for v3.2 Add scad for v3.2 f33ea6a168329cd0061e01c376cbd377f46ddc60 @circuitlocution.com created pull request 'Fix rail clearance issues, add PCB.
- 4.0mmx4.0mm Inductor, Taiyo Yuden, NR series, Taiyo-Yuden_NR-40xx, 4.0mmx4.0mm.
- Wires More traces and vias, and net links.