synth_mages/synth_tools
3
1
Fork 0

Labels Milestones

Back

2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: merged pull request 'More schematics' (#3) from schematic into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/1 Merge pull request 'More schematics' (#3) from schematic by Eeschema 5.1.10-88a1d61d58~90~ubuntu20.04.1 Component Count: 74 Refs C6, C7, C8, C9 | 5 | 2N3904 | Small Signal NPN Transistor, TO-92"/> -0.630299 -0.768773 0.108219 facet normal.

  • -5.752981e-01 facet normal 3.731915e-001 -6.401222e-001 6.715442e-001 vertex -5.105716e+000.
  • Normal 0.828706 -0.0816226 0.5537 facet.
    • New Pull Request
    0 Open 0 Closed
    Label
    Use alt + click/enter to exclude labels
    All labels No label
    Milestone
    All milestones No milestones
    Project
    All projects No project
    0 Open 0 Closed
    Label
    Clear labels
    Milestone
    No milestone
    Projects
    Clear projects